Jobid=624600975040781180 (0.0148)
A leading technology firm in the Netherlands is seeking a Sr. Layout Design Engineer responsible for top-level chip planning and custom layouts for CMOS and BiCMOS circuits. The ideal candidate will have at least 10 years of experience in layout design, strong skills in Cadence Virtuoso, and a solid understanding of layout challenges including parasitics and signal integrity. The role demands attention to detail and collaborative skills in a fast-paced environment.br#J-18808-Ljbffr
Deel deze vacature: